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Abstract 
In this paper, chaotic behavior in high gain dc-dc converters with current mode control is explored. The dc-dc converters exhibit
some chaotic behavior because they contain switches. Moreover, in power electronics (circuits with more passive elements), the 
dynamics become rich in nonlinearity and become difficult to capture with linear analytical models. Therefore, studying 
modeling approaches and analysis methods is required. Most of the high-gain dc-dc boost converters cannot be controlled with 
only voltage mode control due to the presence of right half plane zero that narrows down the stability region. Therefore, the need 
of current mode control is necessary to ensure the stability of this type of boost converter. A significant number of the work 
reported so far has concentrated on explaining the chaos phenomena in the language of the nonlinear dynamics literature. In 
addition to analyzing and studying chaotic behaviors, this presents some ideas about moving toward gainful utilization of the 
nonlinear properties of power electronics. Simulation and experimental studies are included to validate the theory, and results
will be discussed. 
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1. Introduction 
Power electronics that are used to convert dc input voltage to dc output voltage can be divided into four 
categories, as shown in Fig. 1. Linear regulators are usually employed in auxiliary applications, and switched 
capacitors, which are used as battery charge equalizer and power suppliers to computer servers [1-2].  The switching 
mode power supply is controlled by pulse width modulation (PWM), and it is the most common type of converter  
and it used in applications interfacing renewable energy sources to the microgrid [3, 4].  The PWM converters are 
controlled by devices that take an error signal and convert it to a signal that is suitable for turning on and off the 
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active switches. These switches increase the nonlinearity in the dynamic behavior. The PWM signal has a frequency 
in the range of 10 to 200 kHz, and working with high frequency makes the circuit prone to exhibit some chaotic 
behavior. Chaos is an unexpected long-term state of disorder. It is happening in nonlinear dynamic systems. To 
better understand this phenomenon, different tools have been developed [5-7]. Bifurcation figures are an example of 
an evaluation tool used to study the reaction of the system to change one or more parameters. The bifurcation 
usually plotted in 2D figures with one variable varying on the x-axis and the other variable on the y-axis. This tool 
can be helpful if one or more input is highly variable such solar PV voltage, and can improve the design and 
operation of a system [8-10]. Plotting bifurcation figures in higher dimension requires expensive computations, and 
hence is not of interest in this paper. In power electronics, one can plot the bifurcation diagram using the discrete 
models by observing state variables [7]. Other techniques used to test the performance of power electronic 
converters can be summarized in Fig 2. A phase portrait is a tool that shows if the trajectory is going to converge to 
a stable point or diverge. The Poincare map is suitable if continuous system discretization is preferred. This method 
places Poincare section at a selected position on state space and then obtains the discrete time model of the 
continuous system by finding the intersection of the surface and the trajectory.  Time domain waveforms show the 
transient response and the steady state response. The x-axis is the time, and the y-axis is the dependent variable that 
changes with time (e.g., inductor current). The Bode plot is a graph to see a behavior of a transfer function against 
(versus) the frequency. It is widely used to test the stability of a system. The bode plot contains a magnitude plot and 
an angle plot of the transfer function. The Cobweb plot visualizes sequential iterations of a function. Having to plot 












Fig. 1. Types of dc-dc converters 
Poincaré maps Time domain waveforms Bode plot
Examples of tools to test performance
Cobweb plotPhase portrait Bifurcation diagrams
Fig.  2. Examples of tools used to test performance of a system 
Figure 3 shows the bifurcation diagram with four different periods and the phase portrait and time-domain 
waveform associated with each period. In steady state (period 1), the period and the sampling interval are the same. 
The time domain waveform has one corresponding sample during the interval. The state space trajectory in phase 
portrait starts from a point and returns to the same point. In other words, the state space trajectory has a single loop. 
In period 2, the period-doubling bifurcation occurs. During this period, the time-domain waveform has two 
corresponding samples during the sampling interval. The state-space trajectory is no longer continuous single loop. 
In period 4, the period-quadrupling bifurcation occurs. The time-domain waveform has four corresponding samples 
during the sampling interval. The phase portrait has multiple loops. The system is still stable under period 2 and 
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period 4. The chaos region is where the system becomes unstable. In the chaos period, there is a large number of 
points during a sampling interval, and the state-space trajectory has many loops. References [11-16] have more 






















Fig. 3: Bifurcation plot with phase portrait plots and time-domain waveforms 
2. Example chaotic behavior in power electronics (buck converter) 
This section presents the analysis dynamical behavior of buck converters with valley current mode control in 
continuous conduction mode (CCM). Figure 4a shows the schematic of a buck converter. The converter has two 
modes of operation. There are two operating modes of buck converter; mode 1, where the MOSFET is turned on, 


















Fig. 4. Buck converter (a) the circuit diagram (b) mode 1: active switch is on (c) mode 2: active switch is off 
Figure 4b shows the equivalent circuit of mode 1. During this mode, the inductor starts charging from the input 














        (2) 
Figure 4c shows the equivalent circuit of mode 2. During this, the inductor current and capacitor voltage are given 
by 













         (4) 
By applying voltage second balance on inductors, one can obtain the average of (1) and (3) as well as (2) and (4) , 













         (6) 
The buck converter is usually analysed using state space averaging. However, in this paper, a discrete time iterative 
map is used. The buck converter is controlled using valley current mode as shown in Fig.6. Discrete maps model the 
evolution of buck converter’s state variables over discrete time steps. In this method, voltages and currents are 
sampled. That is, the continuous signal is reduced to a sampled signal by taking a measurement of the instantaneous 
value of the continuous-time signal at the selected time t. Figure 5a shows the waveforms and the process of valley 
current mode control. The sampled voltage and current are noted as vn and in, respectively, where vn and in are at the 
beginning of nth sample, and vn+1  and in+1 are at the nth end of the nth sample, as illustrated in Fig. 5a. In this paper, 
the buck converter must work in continuous conduction mode, where the average value of inductor current is always 
bigger than its peak-peak value. In other words, the inductor current must not hit zero. To ensure operating in CCM 
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where Dmin is the minimum duty cycle, and RL,max is the lightest output load (maximum output resistance).  
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Fig. 5. Current mode control waveform (a) valley (b) peak 
During mode 2, the switch is disconnected, and the output inductor will be discharged. Therefore, the inductor 
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The capacitor voltage at nT+Δn is given by  
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period 4. The chaos region is where the system becomes unstable. In the chaos period, there is a large number of 
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where 0.5
RC
   and 21L C   . To plot the discrete map of the controlled buck converter, we need to derive the 
discrete model in two cases: when Δn > T  and when Δn < T. If Δn > T , the active switch will stay off, and the 
inductor current will start decreasing. The state variables in this case can be given by    
        
1
1cos( ) sin( )e nn n n n n ni i i vL
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If Δn < T, then the switch will start conducting and the inductor current will start increasing. The state variable in this 
case can be given by 
(
1
) ( )cos( )) sin(e ( )( )nT in in in C nn ref n ref n o
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 Fig.  6. Valley mode current control   Fig.  7. Flowchart of bifurcation diagram  
To obtain the bifurcation plot, one has to follow the procedure explained by the flowchart in Fig 7. Having done 
simulation, the discrete modeling is completed. Figure 8 shows the bifurcation diagram obtained by varying the 
output load and reference current.  The parameters used in the simulation are given in Table 1. From Fig. 8, one can 
see that the border collision occurs when R=10. Then, the converter starts exhibiting chaotic behavior when the 
output resistance decreases. The bifurcation diagram looks different when varying reference current. The period 
 Alzahrani, Ahmad / Procedia Computer Science 00 (2017) 000–000
doubling occurs at Iref= 0.72 A. The chaos occurs at lower reference current. With varying circuit parameters, the 
buck converter has routes to chaos [6] 
Table 1: Simulation parameters of buck converter 
Vin 12 V 
L 600 µF
C 200 µF
Frequency 50 kHz 
Iref 6 A 
Fig. 8. Bifurcation of the buck converter with varying the output resistance and with varying the reference current  
3. Example of an interleaved high-gain dc-dc boost converter  
Interleaved high-gain dc-dc converters have smooth input current and high voltage gain. The converter shown in 
Fig. 9. will be analyzed, and the steady-state voltage gain will be derived for N number of stages. This converter was 
used in [17] to interface a photovoltaic panel to a distribution bus. The proposed converter has three modes of 
operations. The switching pattern is given in Fig. 10. The components of this converter were assumed to be ideal, 
and the duty cycles are equal d1=d2=D. Figure 11 shows the converter with two-stage voltage multiplier cell. The 
converter has three modes of operation. Mode 1 is when both switches are ON. In this mode, all diodes are OFF, 
they are reversed biased, and the load is supplied by C5. The equivalent circuit of mode 1 is shown in Fig.11a. The 








       (14) 
Mode 2 is when S1 is on and S2 is off. The equivalent circuit of this mode is shown in Fig. 11b. During this mode, 
the diodes D1, D3, D4, and D6 are ON, and diodes D2 and D5 are OFF. The load, in this mode, will be fed by 








       (15) 
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2
1 2
1 2 3 4
2
L
in C in C
in C C o C C
di
L V v V v
dt
V v v v v v
   
     
    (16) 
In mode 3, S1 is OFF and S2 is ON. The equivalent circuit of this mode is shown in Fig. 11c. In this mode, diodes 
D1, D3, D4, and D6 are OFF, and diodes D2 and D5 are ON. The output load in this case will be fed by C5, similar to 
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(a) (b) (c) 
Fig. 11. The proposed converter with its three different modes of operation (a) first mode (b) second mode (c) third mode 
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For N number of stages, the voltage gain is given by 
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The chaotic behavior of this converter was simulated using PLECS blockset with MATLAB. The trajectory of the 
open loop interleaved boost converter was plotted at different output loads, as shown in Fig. 12. The trajectory takes 
a longer time to reach steady state at lower loads. At higher output load, the inductor current increases and reaches 
the steady state faster.  Figure 13 shows the bifurcation diagram of the interleaved boost converter with both one and 
two stages of voltage multiplier cell. From Fig. 13., one can see that period doubling occurs at 1.95A for interleaved 
boost converter with one stage, while period doubling occurs at higher reference current. Therefore, adding extra 
stage moves the chaotic region to the higher reference current.   
(a) (b) (c) 
(d) (e) (f) 
Fig. 12. The phase portrait for different load (a) P= 200 W (b) P= 400 W (c) P= 800 W (d) P= 1600 W (e) P= 3.2 kW (f) P= 9 kW
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Fig. 13. Bifurcation diagram of high gain dc-dc converter with one-stage voltage multiplier cell (left) and two-stage voltage multiplier cell (right) 
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In mode 3, S1 is OFF and S2 is ON. The equivalent circuit of this mode is shown in Fig. 11c. In this mode, diodes 
D1, D3, D4, and D6 are OFF, and diodes D2 and D5 are ON. The output load in this case will be fed by C5, similar to 
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4. Conclusion 
In this paper, a chaotic behavior in high gain dc-dc converters was explored. The discrete map model for current 
mode was both derived and simulated. Different parameter variations were studied such as load resistance and 
reference current. The bifurcation diagram was plotted, and stability was investigated. The interleaved high gain dc-
dc converter exhibits chaotic behavior through period-doubling and border collision routes. The stability region of 
interleaved boost converter is narrower than the one of the conventional boost converter. The advantage of the high 
gain dc-dc converter over the conventional boost converter is that the input current ripples are lower, and it has 
lower voltage stress across its switches. Future work includes obtaining the discrete map model for the high gain dc-
dc converter and implementing the converter experimentally.  
References 
[1] A. Ioinovici, "Switched-capacitor power electronics circuits," in IEEE Circuits and Systems Magazine, vol. 1, no. 3, pp. 37-42, Third Quarter 
2001.doi: 10.1109/7384.963467 
[2] A. Alzahrani, P. Shamsi and M. Ferdowsi, "Analysis and design of bipolar Dickson DC-DC converter," 2017 IEEE Power and Energy 
Conference at Illinois (PECI), Champaign, IL, 2017, pp. 1-6. doi: 10.1109/PECI.2017.7935733. 
[3] A. Alzahrani, P. Shamsi and M. Ferdowsi, "A Novel Non-isolated High-Gain Dc-dc Boost Converter," 2017 North American Power 
Symposium (NAPS), Morgantown, WV, 2017, pp. 1-6. 
[4] A. Alzahrani, P. Shamsi, M. Ferdowsi, C. Dagli, Modeling and Simulation of Microgrid, Procedia Computer Science, 2017, ISSN 1877-0509. 
[5] M. Merhy, C. Morel, E. Chauveau and M. Machmoum, "Nonlinear modeling of power-factor-correction converter," 2010 12th International 
Conference on Optimization of Electrical and Electronic Equipment, Basov, 2010, pp. 595-600. doi: 10.1109/OPTIM.2010.5510552 
[6] Guo-Hua, Zhou, Bao Bo-Cheng, Xu Jian-Ping, and Jin Yan-Yan. "Dynamical analysis and experimental verification of valley current 
controlled buck converter." Chinese Physics B 19, no. 5 (2010): 050509. 
[7] L. Wang, D. Yu, Y. Geng and Y. Wei, "A PT Controlled Buck Converter with Coupled Inductors," 2016 IEEE Vehicle Power and Propulsion 
Conference (VPPC), Hangzhou, 2016, pp. 1-5. doi: 10.1109/VPPC.2016.7791592 
[8] A. Alzahrani, J.W. Kimball, C. Dagli, Predicting Solar Irradiance Using Time Series Neural Networks, Procedia Computer Science, Volume 
36, 2014, Pages 623-628, ISSN 1877-0509, http://dx.doi.org/10.1016/j.procs.2014.09.065. 
[9] F. Alfaris, A. Alzahrani and J. W. Kimball, "Stochastic model for PV sensor array data," 2014 International Conference on Renewable Energy 
Research and Application (ICRERA), Milwaukee, WI, 2014, pp. 798-803. 
[10] A. Alzahrani, P. Shamsi, M. Ferdowsi, C. Dagli, Solar Irradiance Forecasting Using Deep Neural Networks, Procedia Computer Science,  
2017, ISSN 1877-0509. 
[11] Banerjee, Soumitro, and George C. Verghese. Nonlinear phenomena in power electronics. IEEE, 1999. 
[12] C. K. Tse and M. Di Bernardo, "Complex behavior in switching power converters," in Proceedings of the IEEE, vol. 90, no. 5, pp. 768-781, 
May 2002. doi: 10.1109/JPROC.2002.1015006 
[13] C. Yuan, J. Wan and H. Zhou, "Study on the Dynamical Characteristic for Current-Feedback BUCK Converter," 2011 International
Conference on Control, Automation and Systems Engineering (CASE), Singapore, 2011, pp. 1-4. doi: 10.1109/ICCASE.2011.5997895 
[14] X. Xiong, C. K. Tse, X. Ruan and M. Huang, "Bifurcation analysis in dual-input buck converter in hybrid power system," 2013 IEEE 
International Symposium on Circuits and Systems (ISCAS2013), Beijing, 2013, pp. 925-928. doi: 10.1109/ISCAS.2013.6571999 
[15] H. Wu, V. Pickert and D. Giaouris, "Nonlinear analysis for interleaved boost converters based on Monodromy matrix," 2014 IEEE Energy 
Conversion Congress and Exposition (ECCE), Pittsburgh, PA, 2014, pp. 2511-2516. doi: 10.1109/ECCE.2014.6953735 
[16]  H. Wu, V. Pickert, D. Giaouris and B. Ji, "Nonlinear Analysis and Control of Interleaved Boost Converter Using Real-Time Cycle to Cycle 
Variable Slope Compensation," in IEEE Transactions on Power Electronics, vol. 32, no. 9, pp. 7256-7270, Sept. 2017. 
[17] A. Alzahrani, P. Shamsi, and M. Ferdowsi "An interleaved non-isolated Dc-dc boost converter with diode capacitor cells," 2017
International  Conference on Renewable Energy Research and Application (ICRERA), San Diego CA, 2017. 
